



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/996,118	11/27/2001	Chuan-cheng Cheng	01-695/LS11P184	5362
24319	7590	10/01/2003	EXAMINER	
LSI LOGIC CORPORATION 1621 BARBER LANE MS: D-106 LEGAL MILPITAS, CA 95035			RAO, SHRINIVASH	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 10/01/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/996,118

Applicant(s)

CHENG ET AL.

Examiner

Steven H. Rao

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the corresponding address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 20 July 2003.
- 2a) ☒ This action is FINAL. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 12-27 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) 12-20, 22-27 is/are rejected.
- 7) ☐ Claim(s) 21 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

***Response to Amendment***

Applicants' amendment filed on July 07, 2003 has been entered on July 20, 2003.

Therefore claim 13 as amended by the amendment and claims 12 and 14 to 27 as originally filed are currently pending in the Application.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 12 to 20 and 22-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over McTerry ( U.S. Patent No. 5,939, 788, herein after McTerry) and Robinson et al. ( U.S. Patent No. 6,054,172 herein after Robinson) both previously applied for reasons previously set out and those set out below. ( The previous rejection is reproduced below with respect to claims 12, 14-20, for response to Applicants' arguments- see section below) .

With respect to claim 12, McTerry describes a method for fabricating a low resistance interconnect line in an integrated circuit, the method comprising the steps of : forming a dielectric layer on a substrate of an integrated circuit ( McTerry figure 4 layer # 7 over 10) patterning and etching the dielectric layer to form a trench, ( McTerry fig. 5 ) wherein the patterning is performed using a first photomask; ( McTerry col. 17 lines 45-

Art Unit: 2814

46) filling the trench in the dielectric layer with copper; ( McTerr, fig. 3 # 3, col. 17 lines 63-65) polishing the copper and the dielectric to form a first planarized surface comprising a top polished surface of the copper and a top polished surface of the dielectric, ( McTerr col. 20 , lines 40-47) wherein the top polished surface of the copper and the trench define a lower conductive metal portion of the interconnect line, the lower conductive metal portion comprising copper; (McTerr figs. 3, 6 etc. ) depositing an aluminum layer on at least a portion of the top polished surface of the dielectric and at least a portion of the top polished surface of the copper of the first planarized surface; ( McTerr figs. 14 and col. 22 lines 45-50) patterning and etching the aluminum to define an upper conductive metal portion of the interconnect line, wherein the upper conductive metal portion is further defined so that the aluminum overlies the lower conductive metal portion. ( McTerr figure 14, patterning and planarization) .

McTerr does not specifically mention an etching step.

However, Robinson, in col. 8 lines 13-018 describes an etching step as part of of a patterning process to form a patterned aluminum layer that acts as a catalyst in preventing native oxide formation from the titanium containing material thus allowing the deposition of Copper layer with fewer impurities resulting in allow resistivity path through the titanium-containing and copper layers with the IC, particularly in the interconnect structure of an IC where resistance to electrical current should be minimized.

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to include Robison's etching step as part of the patterning step in McTerr's process steps to form a patterned aluminum layer that acts as catalyst in

preventing native oxide formation from the titanium containing material allowing the deposition of Copper layer with fewer impurities resulting in a low resistivity path through the titanium-containing and copper layers within the IC, particularly in the interconnect structure of an IC where resistance to electrical current should be minimized. ( Robinson col. 8 lines 10-28).

With respect to claim 13, to the extent understood, the method for fabricating low resistance interconnect lines as recited in claim 12 wherein the first photomask is used to pattern the aluminum layer to define the upper conductive metal portion of the interconnect using a photoresist layer having a tone reversed from that used for patterning and etching the dielectric. ( McTarr figures 1 to 5, col. 18 lines 15-25 , col. 1 line 55-58- standard photolithographic techniques and claim 7).

With respect to claim 14 , McTarr describes the method for fabricating low resistance interconnect lines as recited in claim 12 wherein the low resistance interconnect comprises two layers of conductive metal over its length between a first connection point and a second connection point in the integrated circuit, wherein the lower conductive metal layer comprises copper and the upper conductive metal layer comprises aluminum. ( McTarr fig. 1 # 3, col. 17 line 52 and fig.2 # %, col. 18 lines 18-19).

With respect to claim 15 McTarr describes the method for fabricating low resistance interconnect lines as recited in claim 12 wherein the aluminum layer is deposited directly on the first planarized surface. ( McTarr fig.4, col 18 line 9).

With respect to claim 16, McTERR describes the method for fabricating low resistance interconnect lines as recited in claim 12 further comprising, depositing a barrier layer directly on the first planarized surface. ( McTERR fig. 4, col. 18 line 9).

With respect to claim 17, McTERR describes the method for fabricating low resistance Interconnect lines as recited in claim 16 wherein the aluminum layer is deposited directly on the barrier layer. ( McTERR col. 18 lines 17-21).

With respect to claims 18-20 , McTERR describes the Cooper has a thickness within the range of 0.3 to 2.0 um and the aluminum has a thickness within the range of 0.5 microns to 3.0 um. ( McTERR col.22 lines 60 , 100-800 Angstroms i.e. 0.01 to 0.08 um) and claim 26 cooper 100 –2000 angstroms thick i.e. 0.01 to .02 um). Therefore without a showing of criticality or unexpected results the recited range of thickness is obvious in view of previously described overlapping ranges.

With respect to claim 22 McTERR describes a method for fabricating low resistance interconnect lines as recited in claim 14 wherein each of the first and second connection points comprises an electrical connection with one of a via, a bonding pad, and a contact. ( McTERR col . 1 lines 22 to 25 and Robinson col. 1lines 23 to 65).

With respect to claim 23 McTERR describes a method for fabricating a low resistance dual metal interconnect line in an integrated circuit, the method comprising:

exposing the planarized surface of a copper interconnect line formed by a damascene method in a dielectric layer of a semiconductor wafer; ( McTERR figures 1 –2)

depositing an aluminum pad metal layer on the planarized surface; ( McTERR col. 14 lines 41-45)

patterning and etching the aluminum pad metal layer to define an upper conductive metal portion of a dual metal interconnect line, the copper interconnect forming the lower metal portion of the dual metal interconnect line. ( McTERR col. 14 lines 46 to 56).

With respect to claim 24, McTERR describes a method of forming a low resistance interconnect line as recited in claim 23 wherein the same photomask used to pattern the dielectric layer ( , ) to form the copper interconnect line is used to pattern the aluminum pad metal layer. ( McTERR col. 20 lines 39-50).

With respect to claim 25 McTERR describes a method of forming a low resistance interconnect line as recited in claim 23 wherein a photomask is used to pattern the dielectric layer to form the copper interconnect line and is used to pattern the aluminum pad metal layer to define the upper conductive metal portion of the interconnect by using a photoresist layer having a tone reversed from that used for patterning the dielectric layer. ( rejected for the same reasons as claims 23 and 2)

With respect to claim 26 McTERR describes a method of forming a low resistance interconnect line as recited in claim 23 further comprising patterning and etching the pad metal layer to define a conductive pad configured to provide one of input and output connections to the integrated circuit. ( McTERR col. 1 lines 14 –30).

With respect to claim 27. McTERR describes the method of forming a low resistance interconnect line as recited in claim 23 wherein the copper has a thickness within the range of 0.3 to 2.0  $\mu\text{m}$  and the aluminum has a thickness within the range of 0.5 to 3.0  $\mu\text{m}$ . and the thickness of the copper and the thickness of the aluminum are

adjusted so that the completed interconnect line has a first predefined electrical resistance within the range of 0.012 to 0.008 0 per unit length. ( rejected for same reasons as those stated under claims 18 –20 above ).

***Allowable Subject Matter***

Claim 21 will be allowed if rewritten in independent form to include all the limitations of claims 12 and 20.

The following is a statement of reasons for the indication of allowable subject matter the prior art taken either singularly or in combination fails to anticipate or fairly suggest the limitation of the dependent claims, in such manner that a rejection under 35 U.S.C. 102 or 103 would be proper. The prior art fails to teach a combination of all the claimed features as presented in independent claims, which include :

A method for fabricating a low resistance interconnect line in an integrated circuit, the method comprising the steps of forming a dielectric layer on a substrate of an integrated circuit, patterning and etching the dielectric layer to form a trench., wherein the patterning is performed using a first photomask; filling the trench in the dielectric layer with copper; polishing the copper and the dielectric to form a first planarized surface comprising a top polished surface of the copper and a top polished surface of the dielectric, wherein the top polished surface of the copper and the trench define a lower conductive metal portion of the interconnect line, the lower conductive metal portion comprising copper; depositing an aluminum layer on at least a portion of the top polished surface of the dielectric and at least a portion of the top polished surface of the copper of the first planarized surface; and patterning and etching the aluminum to define



an upper conductive metal portion of the interconnect line, wherein the upper conductive metal portion is further defined so that the aluminum overlies the lower conductive metal portion and wherein the copper has a thickness within the range of 0.3 to 2.0  $\mu\text{m}$  and the aluminum has a thickness within the range of 0.5 to 3.0  $\mu\text{m}$  and thickness of the copper and the thickness of the aluminum are adjusted so that the completed interconnect line has a first predefined electrical resistance within the range of 0.012 to 0.008  $\Omega$  per unit length.

The located prior art teaches /suggests low resistance but does not specify the resistance to be within the range of 0.012 to 0.008  $\Omega$  per unit length.

### ***Response to Arguments***

Applicant's arguments filed July 07, 2003 have been fully considered but they are not persuasive for the following reasons :

Applicants' first contention (that McTarr states that barrier layers are not stable at high temperatures necessary for reflow, for example , as required in high aspect ratio openings ") is directly contrary to McTarr's teachings at col. 18 lines 30-35 which state :

above in the description of FIG. 1. Upon filling with copper, annealing and reflow, the aluminum wetting layer 5 is consumed thereby forming a Cu<sub>n</sub>Al alloy layer 6 wherein n is an integer from about 0.5 to about 4. The Cu<sub>n</sub>Al alloy layer 6 has a lower melting point (i.e., 450° C.) than elemental copper (i.e., 1000° C.), thus making it easier for

Further applicants first contention is not consumerate in scope with the presently recited independent claims 12 and 23 which does not recite that the barrier layers have to be stable at any temperature let alone high temperatures further the reflowing step

and the high aspect ratio openings are also not recited in independent claims 12 and 23.

Applicants' contention that the rejection includes combination of several embodiments which cannot be combined is not true because McTERR has several of its series of steps that are common in all embodiments which are combined with several other steps in different embodiments.

Applicants' contention that McTERR describes using a barrier layer of  $Ti_xAl_yN_z$  or TaN is an incomplete description and the for complete description see col. 17 lines 36 to col. 18 line 6 and further TaN barrier layer is identical to Applicants' TaN barrier recited in claim 18 etc.

The relevance of Applicants' next contention that one skilled in the relevant art would not interpret the barrier layer as either an aluminum layer or a copper layer is not completely understood.

Applicants' claim 12 recites , " depositing an aluminum layer on at least a portion of the top polished surface of the dielectric and at least a portion of the top polished surface of the copper of the first planarized surface " and the previous rejection referred to McTERR Figures 14 and col. 22 lines 45-50 ( reproduced below ) :

8 and where the first opening is overlaid with an aluminum diffusion barrier layer 18 which is then overlaid with a wetting layer for aluminum 19 and then filled with aluminum 16, and a third insulating layer 14 having a second opening overlying the second insulating layer 9 where the second opening lies over at least a part of the aluminum 16 and where the second opening is overlaid with a copper diffusion barrier layer 4 and which is in turn overlaid with an aluminum wetting layer (not shown) and then filled with copper 3, annealed, and caused to reflow as described above in the embodiments defined in FIG. 1, showing the form


Therefore McTERR clearly shows all the presently recited steps.

Applicants' contention that McTERR only teaches planarization after copper fill step is not patentably distinguishable from the planarization before copper fill as per case law ( " Selection of any order of performing process steps is prima facie obvious in the absence of new or unexpected results" In re Burhuas, 154 F.2d. 690, 69 USPQ330 ( CCPA1946), Ex parte Rubin, 126 USPQ 440 ( BAPI 1959) . It is noted that the specification as originally filed does not show/describe any unexpected or new results.

Applicants' contention that one skilled in the art would not recognize the drawing to intent the plug to made from cooper is again an incomplete statement of the teachings of McTERR at least at col. 19 line 66 " An example of a conductive metal plug 8 is a tungsten plug".

Planarized surface of cooper and dielectric is shown in McTERR at least in figures 4 to 16 and its corresponding description.

McTERR teaches depositing an Aluminum layer over at least a portion of the top polished surface of the dielectric and at least a portion of the top polished surface of the cooper of the first planarized surface . see fig.14 ( reproduced below ).



**FIG. 14**

FIG. 14 is a cross-sectional view of a multi-layered structure. The structure consists of several layers and components. At the top, there is a layer (3) with a central cavity (4) containing a component (6). Below this is a layer (9) with a cavity (16) containing a component (18). The bottom layer (10) is a substrate with a pattern of small circles. The entire structure is bounded by a frame (7). The layers are separated by horizontal lines, and the components are shown in cross-section within their respective cavities.

Applicants' contention that dependent claims 13-20 and 22 are allowable because they depend upon allegedly allowable claims 12 and 23 is not persuasive because claims 12 and 23 are not allowable.

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the

Art Unit: 2814

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communication from the examiner should be directed to Steven H. Rao whose telephone number is (703) 306-5584. The examiner can normally be reached on Monday- Friday from approximately 7:00 a.m. to 5:30 p.m.


Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 308-0956. The Group facsimile number is (703) 308-7724.



Steven H. Rao

Patent Examiner

March 28, 2003.



SUPERVISORY PRIMARY EXAMINER  
TECHNOLOGY CENTER 2800